A Fault Independent Test Generation Method For Combinational Logic Circuits

Mohamed Mahdy Al-Deeb2022-05-182022-05-184672https://drepo.sdl.edu.sa/handle/20.500.14154/3268A Fault Independent Test Generation Method For Combinational Logic CircuitsenA Fault Independent Test Generation Method For Combinational Logic CircuitsThesis