VHDL/FPGA Based Floating-Point Matrix Processing IP Core

Dr Zhu YiqunSULTAN ABDULLAH JEFYAN ALQAHTANI2022-05-262022-05-2635394https://drepo.sdl.edu.sa/handle/20.500.14154/31779VHDL/FPGA Based Floating-Point Matrix Processing IP CoreThesis