ABDULLA NASSER FADHLY2022-06-012022-06-012660https://drepo.sdl.edu.sa/handle/20.500.14154/55120en-USTESTABILITY ANALYSIS FOR VHDL BEHAVIORAL DESCRIPTIONS CONTAINING BRANCHES INSIDE LOOPS.Thesis