THERMAL ANALYSIS OF HIGH-PERFORMANCE FPGA-BASED MULTI-CHANNEL TIME-TO-DIGITAL CONVERTERS BASED ON TAPPED DELAY LINES ARCHITECTURE

dc.contributor.advisorChodavarapu, Vamsy
dc.contributor.authorAlshehry, Awwad
dc.date.accessioned2024-05-02T08:10:02Z
dc.date.available2024-05-02T08:10:02Z
dc.date.issued2024-03-27
dc.description.abstractWe describe a study on the effect of temperature variations on multi-channel Time to Digital Converters (TDC). The objective is to study the impact of ambient thermal variations on the performance of Field Programmable Gate Array (FPGA)-based Tapped Delay Line (TDL) TDC systems, while simultaneously meeting the requirements of high-precision time measurement, low-cost implementation, small size, and low power consumption. For our study we choose two devices, Xilinx Artix-7 and Microsemi ProASIC3L. The radiation-tolerant ProASIC3L device offers better stability in terms of thermal sensitivity and power consumption compared to the Artix-7. To assess the performance of the TDCs under varying thermal conditions, a laboratory thermal chamber was utilized to maintain ambient temperatures ranging from -75 to 80 °C. This analysis ensured a comprehensive evaluation of the TDCs performance across a wide operational range. By utilizing the Artix-7 and ProASIC3L devices, we achieved Root Mean Square (RMS) resolution of 24.7 and 554.59 picoseconds, respectively. We worked to determine the temperature sensitivity for both FPGA devices by observing a significantly low temperature coefficient using Artix-7, while temperature insensitive and stable performance are achieved using the ProASIC3L device. Total on-chip 3 power of 0.968 W was achieved using Artix-7 while less than 1.988 mW of power consumption was achieved using ProASIC3L device. The results and analysis presented in this study convince that the proposed design using the new generations of the FPGAs would help in the design and optimization of FPGA-based TDCs for many applications.
dc.format.extent104
dc.identifier.urihttps://hdl.handle.net/20.500.14154/71916
dc.language.isoen_US
dc.publisherUniversity of Dayton
dc.subjectfield programmable gate arrays
dc.subjectFPGA
dc.subjectRMS resolution
dc.subjecttapped delay line
dc.subjecttemperature variations
dc.subjecttime to digital converter
dc.titleTHERMAL ANALYSIS OF HIGH-PERFORMANCE FPGA-BASED MULTI-CHANNEL TIME-TO-DIGITAL CONVERTERS BASED ON TAPPED DELAY LINES ARCHITECTURE
dc.typeThesis
sdl.degree.departmentElectric and Computer Engineering
sdl.degree.disciplineElectrical Engineering
sdl.degree.grantorUniversity of Dayton
sdl.degree.nameDoctor of Philosophy

Files

Copyright owned by the Saudi Digital Library (SDL) © 2024